


Date

$A_2 B_1$ $A_2 B_1$ $A_2 B_1$ $A_2 B_0$ X X
 P_6 P_5 P_4 P_3 P_2 P_1 0




DAY-18 (After mid-2)

Sequential Circuits:-

Automatic traffic system

PI-VAD



→ state of the system present state, Next state

Basic Building blocks:


latch:

storage element that can maintain binary state infinitely as long as power is on.

Date

SR latch (NOR latch)


→ 1-dominance



set

reset


hold.



S	R	Q	Q̄
1	0	1	0 (set)
0	0	1	0 (hold)
0	1	0	1 (Reset)
0	0	0	1 (hold)

1 1 undefined

SR latch (NAND latch)



S	R	Q	Q̄
0	1	1	0 (set)
1	1	1	0 (hold)
1	0	0	1 (Reset)
1	1	0	1 (hold)

0 0 undefined

→ low asserted

DAY-19

Sequential circuits

- Input, output
- state variables
- present state, next state

$Q(t)$


$Q(t+1)$

$A(t)$


$B(t)$

Date _____


set
hold/presence
reset




S	R	Q	Q̄	
1	0	1	0	(set)
0	0	1	0	(hold)
0	1	0	1	(Reset)
0	0	0	1	
1	1			undefined



$$1 + X = 1$$




D-Latch :



Transparent

- latches are level triggered
- flip flops are edge triggered


Date




pos edge or rising
neg edge or falling

C	D	$Q(t+1)$
0	X	$Q(t)$
1	0	0
1	1	1



Now we will convert this level triggered into same edge triggered circuit -



Now we are making flipflop by using latch



Negative edge triggered D-flip flop



Date _____


the edge FF

-ve edge FF

clk	D	Q(t+1)
↑	0	0
↑	1	1
otherwise	X	Q(t)

clk	D	$Q(t+1)$
↓	0	0
↓	1	1
otherwise	X	$Q(t)$

Analysis of Sequential Circuits:-



- g/p
- $0/p$
- Present Plate
- Next state.
- Flip flop. Inputs.

clk	D	Q(t+1)
↑	0	0
↑	1	1


Date

Present state		Inputs	Flip Flop Inputs		Net state		Output
A(t)	B(t)	X	D _A	D _B	A(t+1) D _A	B(t+1) D _B	Y
0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0
0	1	0	0	0	0	0	1
0	1	1	1	1	1	1	0
1	0	0	0	0	0	0	0
1	0	1	1	0	1	0	0
1	1	0	0	0	0	0	0
1	1	1	0	0	0	0	0

State Diagram


No. of circles = No. of states

No. of states = 2^n where, n = No. of FF



∴ Direction of arrow will be from present state to next state

DAY-20



Date

Mealy Model Circuits :-


sequential circuits in which output depends on the inputs, as well as on the states -

Two dimensional state Table

Present state		Next state					
A(t)	B(t)	X = 0		X = 1		X = 0	X = 1
		A(t+1)	B(t+1)	A(t+1)	B(t+1)	Y	Y
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0

Moore Model Circuits :-

Output depends on states only




$$D_A = A \oplus X \oplus Y$$

clk	D	Q(t+1)
↑	0	0
↑	1	1


Date

Present state $A(t)$	Input $X \ Y$		Next state $A(t+1)$	Output $Z = A$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0	1	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




Design a digital system that has following characteristics:

1. It holds/presents 1 bit of data for as long as user
2. The user should have full control to set/reset (load) the data whenever he/she wants.



Date





1-bit register with parallel load.


S	D ₀	A(t)	A(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

S	D ₀ A(t)	00	01	11	10
0	0	0	1	1	0
1	0	0	0	1	1


for $D_A = A(t+1)$.
 $D_A = \bar{S}A(t) + SD_0$




Date



S	D ₁	D ₀	Q ₁ (t)	Q ₀ (t)	Q ₁ (t+1)	Q ₀ (t+1)
0	x	x	0	0	0	0
0	x	x	0	1	0	1
0	x	x	1	0	1	0
0	x	x	1	1	1	1
1	0	0	x	x	0	0
1	0	1	x	x	0	1
1	1	0	x	x	1	0
1	1	1	x	x	1	1



Date



S	D ₀	D ₁	Q ₀ (t)	Q ₁ (t)	Q ₀ (t+1)	Q ₁ (t+1)
0	X	X	0	0	0	0
0	X	X	0	1	0	1
0	X	X	1	0	1	0
0	X	X	1	1	1	1
1	0	0	X	X	0	0
1	0	1	X	X	0	1
1	1	0	X	X	1	0
1	1	1	X	X	1	1

Inv 8


DAY-21 (ontine)

Question :-


Design a digital system

1. Holds 2-bit of data
2. loads 2-bit of data
3. Toggles the data

Previous value ka complement



Date



S_1	S_0	D_1	D_2	$B(t)$	$A(t)$	$B(t+1)$	$A(t+1)$
0	0	X	X	0	0	0	0
0	0	X	X	0	1	0	1
0	0	X	X	1	0	1	0
0	0	X	X	1	1	1	1
0	1	0	0	X	X	0	0
0	1	0	1	X	X	0	1
0	1	1	0	X	X	1	0
0	1	1	1	X	X	1	1
1	0	X	X	0	0	1	1
1	0	X	X	0	1	1	0
1	0	X	X	1	0	0	1
1	0	X	X	1	1	0	0
1	1	X	X	X	X	X	X
1	1	X	X	X	X	X	X
1	1	X	X	X	X	X	X
1	1	X	X	X	X	X	X

Characteristic table (For analysis)

$Q(t)$	D	$Q(t+1)$
0	0	0
0	1	1
1	0	0
1	1	1

T-flip flop

$Q(t)$	T	$Q(t+1)$
0	0	0
0	1	1
1	0	1
1	1	0

$T \cdot Q(t+1)$
 $0 \mid Q(t)$
 $1 \mid \bar{Q}(t)$

Date

JK Flip Flop

$Q(t)$	J	K	$Q(t+1)$
0	0	0	0
0	1	0	1
1	0	0	0
1	1	0	1

J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q(t)$

Excitation table :- (Design)

$Q(t)$	$Q(t+1)$	$D = Q(t+1)$
0	0	0
0	1	1
1	0	0
1	1	1

JK Flip flop


$Q(t)$	$Q(t+1)$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

T Flip flop


$Q(t)$	$Q(t+1)$	T
0	0	0
0	1	1
1	0	1
1	1	0

Question :-

Design a seq. circuit using 2-D-FF and input X . $X=0$, the state of the system remains unchanged. $X=1$, circuit goes through state transition from $00 \rightarrow 10 \rightarrow 11 \rightarrow 01$ and back to 00 and repeat.



Date



X	A(t)	B(t)	A(t+1)	B(t+1)	D _A	D _B	T _A	T _B	J _A	K _A	J _B	K _B
0	0	0	0	0	0	0	0	0	0	X	0	X
0	0	1	0	0	0	0	0	0	X	0	0	X
0	1	0	1	0	1	0	1	0	0	X	0	X
0	1	1	0	1	0	1	0	1	0	X	1	X
1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	1	0	1	0	0	0	0	0
1	1	1	0	1	0	1	0	1	0	0	0	0

D_A


X \ AB	00	01	11	10
0	0	0	1	1
1	1	0	0	1

$$D_A = A(t+1) = \bar{X}A(t) + X\bar{B}(t)$$

D_B

X \ AB	00	01	11	10
0	0	1	1	0
1	0	0	1	1

$$D_B = \bar{X}B(t) + XA(t)$$




X \ AB	00	01	11	10
0	0	0	X	X
1	1	0	X	X

$$J_A = X\bar{B}(t)$$

$$J_B = XA(t)$$

$$K_A = \bar{A}B(t)$$

$$K_B = X\bar{A}(t)$$




Date

DAY-22

Design of sequence detector:

10110011100110001

0000010000100001



3-bit sequence

001

S_0 = no bit has been received.


Assigning bits:-

S_0 = initial state : No bit

S_1 = 1st bit has arrived

S_2 = 2nd bit has arrived

S_3 = 3rd bit has arrived



(For 0111)

Assigning codes:

$S_0 = 00$

$S_1 = 01$

$S_2 = 10$

$S_3 = 11$

Date

CS-VAD

$A(t)$	$B(t)$	X	$A(t+1)$	$B(t+1)$	T_A	T_B	Y
0	0	0	0	1	0	1	0
0	0	1	0	0	0	0	0
0	1	0	0	0	0	0	0
0	1	1	1	0	1	1	0
1	0	0	0	1	1	1	0
1	0	1	1	1	0	1	0
1	1	0	0	1	1	0	0
1	1	1	0	0	1	1	1


X	0	1
AB		
00		
01		
11		
10		

BX	00	01	11	10
A				
0	0	0	1	0
1	1	0	1	1

$$T_A = B(t)X + A(t)\bar{X}$$

NORMAL
BINARY
ENCODING!!!

DIY



One Hot Encoding

the number of flipflops are equal to the number of states.

$$S_0 = 1000$$

$$S_1 = 0100$$

Date

$S_2 = 0010$

$S_3 = 0001$

Present state:-

Next state

$A(t)$	$B(t)$	C	D	$X=0$				$X=1$			
1	0	0	0	0	1	0	0	1	0	0	0
0	1	0	0	0	1	0	0	0	0	1	0
0	0	1	0	0	1	0	0	0	0	0	1
0	0	0	1	0	1	0	0	1	0	0	0

$$A(t+1) = D_A = AX + DX$$

$$B(t+1) = A\bar{X} + B\bar{X} + C\bar{X} + D\bar{X} = (A+B+C+D)\bar{X}$$

$$C(t+1) = BX$$

$$D(t+1) = CX$$

